We propose and analyze a novel dual-gate Spin Field Effect Transistor (SpinFET) with half-metallic ferromagnetic source and drain contacts. The transistor has two gate pads that can be biased independently. It can be switched ON or OFF with a few mV change in the differential bias between the two pads, resulting in extremely low dynamic power dissipation during switching. The ratio of ON to OFF conductance remains fairly large (∼ 60) up to a temperature of 10 K. This device also has excellent inverter characteristics, making it attractive for applications in low power and high density Boolean logic circuits.
Introduction
The Spin Field Effect Transistor (SpinFET) proposed by Datta and Das [1] and its various clones (see, for example, [2, 3] ) all operate on the principle of modulating the transmission of electrons through the device by controlling the spin orbit interaction strength in the channel with a gate potential. Here, we describe a different type of SpinFET where the gate potential modulates transmission resonances in the channel, instead of the spin orbit interaction.
By changing the gate potential, we can move the Fermi level in the device from regions of maximum transmission (pass bands) to regions of minimum transmission (stop bands), thus modulating the device conductance. An immediate benefit of this approach is a much reduced switching voltage. Spin orbit interactions in technologically important semiconductors are typically weak and weakly sensitive to external potentials [4] . As a result, a large swing in the gate potential (few Volts) is often required to turn a short channel Spin-FET of the traditional type on or off [5] . That results in considerable dynamic energy dissipation during switching. In contrast, our strategy is to modulate transmission resonances (Ramsauer and Fano-type resonances) that occur in the channel of traditional SpinFETs [6, 7, 8] with a gate potential. Since the resonance widths (in energy) are very small, a few mV change in the gate potential can take the device from on-resonance to off-resonance and switch it on or off. This approach results in a very small switching voltage (a few mV instead of the few Volts required in traditional SpinFETs) resulting in much reduced dynamic energy dissipation [8] .
The downside of this strategy is that the temperature of operation must be low so that the thermal broadening in the electron energy remains much smaller than the widths of the transmission resonances. Typically, this limits the temperature of operation to ∼ 1 K for realistic device parameters [8] . Here, we show that this problem can be somewhat mitigated by using a dual-gate configuration (inter-digitated gate) which allows us to apply two different gate biases on different regions of the channel. This will allow us to engineer the conduction band profile within the channel in a way that will broaden the transmission resonances and extend the temperature of operation to higher temperatures. Two additional benefits are: (1) the ratio of on-to-off conductance remains large over an extended temperature range, and (2) the device exhibits sharp turn-on or turn-off characteristics, making it ideal for application as an inverter. The inverter type behavior is much sought after in Boolean logic circuits.
Theory
The proposed SpinFET with the dual-gate configuration is shown in Fig. 1 .
The structure consists of one or several quantum wires in parallel (each with the lowest subband occupied) sandwiched between two half-metallic ferromagnetic contacts. The use of parallel channels increases the overall conductance of the device.
The potential on the outer gate (V g1 ) is selected such that underneath this gate, the conduction band edge in the channel is at a location ∆E c ⋆ above the bottom of the majority spin band in the ferromagnets (see Fig. 2 ). The bias on the inner gate ( V g2 ) is varied to modulate the conduction band edge underneath this gate by an amount ±δ(∆E c ) around the quiescent value.
Accordingly, the conduction band profile ∆E c (x) along the channel will form the basic unit of a superlattice along the direction of current flow as shown in 
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The energy bands in the ferromagnets are modeled after the Stoner-Wohlfarth model which assumes that the majority and minority spin bands are split by an exchange energy ∆. The Fermi level is below the bottom of the minority spin band, so that the ferromagnets are 100% spin polarized at low temperatures (i.e. they are half metallic). There is a Rashba spin orbit interaction in the channel because of the symmetry breaking electric field at the heterointerface, but we assume that it is independent of the gate potential since the latter is never varied by more than a few mV and the spin orbit interaction strength is weakly sensitive to gate potentials [4] .
We calculate the conductance through the device using the ballistic model for spin transport developed in refs. [6, 7, 8] . The y-and z-components of the wavefunction in the channel will be slightly different under the two gates for non-zero values of δ(∆E c ), but this subtlety is neglected here since δ(∆E c ) is never any more than just a few meV, as we show later. For the same reason, any difference between the Rashba-spin orbit coupling constants under the two gates is ignored.
Results
To calculate the linear response conductance of the SpinFET under various gate biases, we first calculate the spin dependent transmission probability of an electron through the device following the recipe of refs. [6, 7, 8] . This technique is fairly involved and the reader is referred to refs. [6, 7, 8] for the details. The results presented here are based on the assumption of the device parameters listed in Table I . A comparison of the curves labeled "1" and "2" reveals that it is advantageous to operate the device with δ(∆E c ) = 2.58 meV, indicated by a vertical arrow in Fig. 3 . With this value of δ(∆E c ), switching from the biasing configuration
2.58meV ) switches the device from ON (G = e 2 /h) to OFF (G ∼ 0). We can estimate the dynamic energy dissipated during switching. Assuming that the gate capacitance C (including interconnects) is about 1 fF, the maximum energy dissipated during a switching event is (1/2)CV The full width at half maximum (FWHM) for T (E) in the ON configuration (distance between points A ′ and B ′ in Fig. 4 ) is roughly 1.5 meV. This is the effective width of the pass band. It is about three times the distance between the points A and B, which is the FWHM of the transmission coefficient versus energy curve when the inner and outer gates are biased at the same potential (corresponding to ∆E c = 4192meV under both gates). Therefore, the use of a dual gate, as opposed to a single gate, has broadened the transmission resonance by a factor of 3. Therefore, the device performance is not expected to deteriorate substantially until 4k B T ≈ 1.5meV , which is the distance between the points A ′ and B ′ in Fig. 4 . Setting 4kT = 1.5 meV, we find that the upper limit on the temperature is about 5 K. Over the energy range of 1.5 meV, the conductance in the OFF state stays very close to zero since T (E) remains approximately zero in this energy range. Therefore, the dual-gate SpinFET will retain a large ON to OFF conductance ratio up to a temperature of at least 5 K.
The temperature dependence is shown in Fig. 6 where the conductance of the device is plotted as a function of temperature for the two biasing configurations discussed above. Table II lists One deleterious effect of high temperatures is that the maximum ON conductance has dropped to 0.27e 2 /h. This can be remedied by using multiple parallel channels to increase the total device conductance, while still maintaining a large conductance ON/OFF ratio.
Conclusion
In conclusion, we have shown that using a dual gate configuration, it is possible to realize short-channel SpinFETs with large conductance ON/OFF ratio at temperatures above that of liquid helium. These SpinFETs possess excellent 8 inverter characteristics, making them ideal for low power logic circuits. The sharp turn-off behavior is conducive to good noise margin and restoration of logic levels at circuit nodes [11] for fault-tolerant computing and signal processing. The very small power dissipation will also allow extremely high integration density.
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